Main image
Click to view image in fullscreen
![]()
SystemVerilog for Verification
Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals.
1 300,00 DH
Sur commande
Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals.
| ISBN / EAN | 9781461407140 |
|---|---|
| Auteur | Spear, Chris |
| Editeur | Springer-Verlag New York Inc. |